Limit cycles in Digital Bang-Bang PLLs | IEEE Conference Publication | IEEE Xplore