An active suppression circuit for the reduction of di/dt event supply voltage variation

We demonstrate an integrated supply voltage variation suppression circuit for the reduction of di/dt event noise. The circuit was implemented in an 130 nm CMOS technology. For nominal conditions, the suppression circuit reduced the first droop supply voltage variation by 68.9%. The suppression circuit uses a digital control system which achieves a minimum response time of 1 ns.