Design challenges of voltage multiplier in a 0.35-μm 2-poly 4-metal CMOS technology for RFID passive tags | IEEE Conference Publication | IEEE Xplore