Estimation of control logic for binary synthesis

The behavioral description is transformed into binary level representation. The assembly instructions are profiled by providing test vectors. The critical kernel of the profiled data is identified manually and partitioned into hardware. The partitioned software module is transformed into control data flow graph. The control logic of the control data flow graph for the software module partitioned to hardware can be estimated using behavioral network graph.