Design and characterization of STI compatible high-voltage NMOS and PMOS devices in standard CMOS process

This paper presents the design of High-Voltage NMOS and PMOS devices with STI (shallow trench isolation) technology fully compatible with a standard 0.25 mum/5 V CMOS process technology. Breakdown voltages of 35 V for n-channel with a specific on resistance of 1.96 mOmega.cm
²
and -45 V for p-channel with a specific on-resistance of 8.73 mOmega.cm
²
have been achieved without any modification of existing standard CMOS process.