Efficiency of low-power design techniques in multi-gate FET CMOS circuits | IEEE Conference Publication | IEEE Xplore