Logic Net Hardware Synthesis | IEEE Conference Publication | IEEE Xplore