Measuring 6D Chip Alignment in Multi-Chip Packages

We present techniques to detect all six degrees of positioning of one CMOS chip relative to another using capacitance measurements. Unlike other capacitive sensing schemes, these solutions achieve sub-femofarad resolution by directly measuring coupling capacitance and rejecting parasitic capacitances. We apply these techniques to dynamically monitor the 6D alignment of chips in multi-chip packages.