The Failure Mode Investigation of Barrier Layer TaN Combined with Al Pad Architecture using in Cu Process

As CMOS chips are scaled to smaller geometries, the interconnects play an increasing role in the overall chip performance. This paper presents an integrated process for yield enhancement strategy to overcome a so-called "cosmetic defects" in 130- and 90-nm complementary meta-oxide-semiconductor (CMOS) process node.