Passive Order Reduction for RLC Circuits With Delay Elements | IEEE Journals & Magazine | IEEE Xplore