Timing- / Power-Optimization for Digital Logic Based on Standard Cells | IEEE Conference Publication | IEEE Xplore