A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture | IEEE Conference Publication | IEEE Xplore