Open Defects Caused by Scratches and Yield Modelling in Deep Sub-Micron Integrated Circuit

This paper tries to find out whether commonly used spot defect fault model is still viable for deep sub-micron (DSM) integrated circuits' test and yield model. It is believed that for DSM products spot defects may be no longer major source of yield loss. Results from number of computer experiments are presented and discussed.