The Influence of Defect Distribution Function Parameters on Test Patterns Generation

This paper describes the analysis of influence of yield loss model parameters on the test patterns generation. The probability of shorts between conducting paths as well as the estimations of yield loss are presented on the example gates from industrial standard cell library in 0.8 μm CMOS technology.