Compact Hardware Design of Whirlpool Hashing Core

Weaknesses have recently been found in the widely used cryptographic hash functions SHA-1 and MD5. A potential alternative for these algorithms is the Whirlpool hash function, which has been standardized by ISO/IEC and evaluated in the European research project NESSIE. This paper presents a Whirlpool hashing hardware core suited for devices in which low cost is desired. The core constitutes of a novel 8-bit architecture that allows compact realizations of the algorithm. In the Xilinx Virtex-II Pro XC2VP40 FPGA, the implementation consumes 376 slices and achieves the throughput of 81.5 Mbit/s. The resource utilization of the design is one fourth of the smallest Whirlpool implementation presented to date