A Serial-In Parallel-Out Multiplier Using Redundant Representation For A Class of Finite Fields

A new serial-in parallel-out finite field multiplier using redundant basis for a class of fields is proposed. It has been shown that the proposed architecture has higher speed in comparison to the previously proposed architecture using the same basis. Hardware realizations of the proposed multiplier and previously proposed multiplier along with their comparison is also presented.