Redundant Via Insertion in Restricted Topology Layouts | IEEE Conference Publication | IEEE Xplore