Timing- and thermal-oriented placement for multi-chip modules

A new approach for coupling timing and thermal aspects in the placement of multi-chip modules is presented. As the importance of thermal aspects in physical design increases, these aspects have to be incorporated into the placement problem. In contrast to modeling temperatures directly a more suitable method optimizing the power dissipation density distribution is proposed. Applied in a combination of global placement and partitioning, reasonable thermal improvements are achieved.<
>