Automatic fault model/logic model generation for large scale ASIC circuits

The authors describe a technique that generates accurate fault models/logic model for large scale ASIC circuits automatically. A summary of the algorithm is given, and a circuit example is discussed.<
>