CMOS shallow trench isolation x-stress effect on channel width for 130nm technology | IEEE Conference Publication | IEEE Xplore