Optimization of Source/Drain Extension for Robust Speed Performance to Process Variation in Undoped Double-Gate CMOS

The speed performance of undoped double-gate CMOS with a gate-source/drain underlap structure is investigated using a 2D device and compact model simulation. The gate-source/drain underlap structure yields optimal characteristics and shows robustness to process variation when the structure is optimized