Ternary logic circuit for error detection and error correction | IEEE Conference Publication | IEEE Xplore