Use of A*N+B codes for fault-tolerant bit-serial array processors | IEEE Conference Publication | IEEE Xplore