Comparing layouts with HDL models: a formal verification technique | IEEE Journals & Magazine | IEEE Xplore