On full path delay fault testability of combinational circuits | IEEE Conference Publication | IEEE Xplore