Design of analog and digital error detector systems

In this paper, a theoretical design of an error detecting system which can be used to measure the bit error rate in the repeaters of digital transmission systems with binary block codes of bounded digital sum is described. Any crossing to such bounds due to an error leads to violations after a certain time. Moments of detecting these violations as well as the interval time between them are computed. The detecting system is designed in both analog and digital circuits with acceptable circuit complexity and low power consumptions.<
>