A three-level wiring capacitance analysis for VLSIs using a three-dimensional simulator | IEEE Conference Publication | IEEE Xplore