Technological parameter and experimental set-up influences on latch-up triggering level in bulk CMOS device

This paper deals with experimental and simulation results on latch-up triggered by an electrical or X-rays pulse in CMOS/bulk devices. Test condition influences as well as the great importance of process parameters on latch-up immunity are emphasised.<
>