A fuzzy neural network chip based on systolic array architecture | IEEE Conference Publication | IEEE Xplore