A high level synthesis tool for massively parallel image processing ASICs

An automatic design methodology for massively parallel architectures for low-level image processing is presented. The system takes as input a high-level description of the algorithm. It generates an optimized circuit organized as a SIMD mesh connected array of 1-bit processing elements with minimized resources.<
>