Telescopic layout cells for analog CMOS circuits

The authors present a new methodology for designing layout structures of analog building blocks which are used in application specific integrated circuits (ASIC). The layout technique of telescopic layout cells reduces the time necessary to realize a geometrical layout of several configurations of the same circuit topology. Some short examples show the utilization of a telescopic cell with respect to the design of CMOS operational amplifiers.<
>