Test generation for combinational circuits with multiple faults | IEEE Conference Publication | IEEE Xplore