A unified approach to the via minimization problem

A unified via minimization approach for two-layer routing of printed circuit boards and VLSI chips is presented. A topological routing strategy for the unconstrained via minimization (UVM) problem is proposed. Both the constrained via minimization (CVM) and the UVM problems are treated under a unified