Unbiased reliability with one bit error correction

Leading error correction code (ECC) semiconductor memory reliability prediction models are reviewed. The concept of biasness is discussed. An unbiased model development methodology is introduced by using a sample model with eight failure modes. A step-by-step prediction procedure is also provided to enable readers to use the new sample model.<
>