Economic implications of logic synthesis

An overview of logic synthesis and the different methodologies used in the tools realizing synthesis is presented. The objective is to show the economic implications of synthesis (performance and area of the chip, design time, silicon costs, etc.). The mainstream methodology used in synthesis tools and the possible applications are presented. Future methodologies and some ideas for the reduction of chip costs using the existing tools and possible future tools are discussed.<
>