A Combined Dynamic and Static Frequency Divider for a 40GHz PLL in 80nm CMOS | IEEE Conference Publication | IEEE Xplore