Jitter analysis of general charge sampling amplifiers

In this paper we present a simple analytical model for the estimation of signal-to-noise ratio (SNR) due to clock jitter for a general charge sampling amplifier. The proposed analytical model is compared with a previously published more complex model. Finally, we compare charge sampling and voltage sampling in terms of SNR due to clock jitter