Chaos in delay locked loop

We prove existence of chaos in delay locked loops (DLL). It is the first time that the chaotic phenomenon in DLLs is reported. The DLL is designed to verify predictions of theory analysis. The prediction of the theory is confirmed by circuit simulation. The chip size is only 0.015mm/sup 2/, thus provides a low cost analog solution to randomize clock phases and simple circuits to study chaos.