A Statistical Approach to the Computation of Delays in Logic Circuits | IEEE Journals & Magazine | IEEE Xplore