The Second Stage of a Thin Wafer IGBT Low Loss 1200V LPT-CSTBT ™ with a Backside Doping Optimization Process | IEEE Conference Publication | IEEE Xplore