Compact modeling and fast simulation of on-chip interconnect lines | IEEE Journals & Magazine | IEEE Xplore