A low-power high reliability CMOS current limit circuit

A low-power high reliability CMOS current limit circuit is proposed, which can lower the circuit's power dissipation, and enhance the reliability of the system with the application of foldback current limit circuit. This circuit is manufactured by normal 0.6/spl mu/m CMOS technology. The Hspice simulation results proved the feasibility of the circuit.