On the design of two-level reconfigurable architectures | IEEE Conference Publication | IEEE Xplore