Hierarchical Top-Down Layout Design Method for VLSI Chip | IEEE Conference Publication | IEEE Xplore