A FPGA based design of a multiplierless and fully pipelined JPEG compressor | IEEE Conference Publication | IEEE Xplore