Charge trapping effects and interface state generation in a 40 V lateral resurf pDMOS transistor | IEEE Conference Publication | IEEE Xplore