Variable-size interleaver design for parallel turbo decoder architectures | IEEE Journals & Magazine | IEEE Xplore