A high reliability triple metal process for high performance application specific circuits

A triple metal process for high performance, high reliability application specific CMOS circuits is described. Key features of this process are identical pitches for all three levels of metal, layered metal for high electromigration resistance of interconnects and vias, planarised dielectrics, and very good hot carrier reliability of submicron MOS devices.<
>