Linear programming for sizing, V/sub th/ and V/sub dd/ assignment

Most circuit sizing tools calculate the tradeoff between each gate's delay and power or area, and then greedily change the gate with the best tradeoff. We show this is suboptimal. Instead we use a linear program to minimize circuit power. The linear program provides a fast and simultaneous analysis of how each gate affects gates it has a path to. Our approach reduces power by up to 30% compared to commercial software, with a 0.13/spl mu/m library. The runtime for posing and solving the linear program scales linearly with circuit size.