Design rules for mode conversion reduction in high-speed on-chip interconnects | IEEE Conference Publication | IEEE Xplore